"A 1kb 9T subthreshold SRAM with bit-interleaving scheme in 65nm CMOS."

Ming-Hung Chang et al. (2011)

Details and statistics

DOI:

access: closed

type: Conference or Workshop Paper

metadata version: 2012-08-13

a service of  Schloss Dagstuhl - Leibniz Center for Informatics