"Investigating heterogeneous combination of functional units for a ..."

Akihiro Chiyonobu, Toshinori Sato (2004)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-26

- view
  - electronic edition @ acm.org
- export record
  dblp key:
  - conf/isict/ChiyonobuS04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isict/ChiyonobuS04
Akihiro Chiyonobu, Toshinori Sato:
Investigating heterogeneous combination of functional units for a criticality-based low-power processor architecture. ISICT 2004: 190-195

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.