"Design of 50 MHz PLL using indigenous SCL 180 nm CMOS Technology."

Chandra Shekhar, Shafi Qureshi (2021)

Details and statistics

DOI: 10.1109/ISES52644.2021.00016

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-14