"Integrating Compiler Driven Transformation and Simulated Annealing Based ..."

Anirban Sengupta, Deepak Kachave (2018)

> Home

Details and statistics

DOI: 10.1109/ISES.2018.00014

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ises/SenguptaK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/SenguptaK18
Anirban Sengupta, Deepak Kachave:
Integrating Compiler Driven Transformation and Simulated Annealing Based Floorplan for Optimized Transient Fault Tolerant DSP Cores. iSES 2018: 17-20

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.