default search action
"Vedic Divider: Novel Architecture (ASIC) for High Speed VLSI Applications."
Prabir Saha et al. (2011)
- Prabir Saha, Arindam Banerjee, Partha Bhattacharyya, Anup Dandapat:
Vedic Divider: Novel Architecture (ASIC) for High Speed VLSI Applications. ISED 2011: 67-71
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.