"A new systolic array algorithm for memory-based VLSI array implementation ..."

Doru-Florin Chiper (1997)

> Home

Details and statistics

DOI: 10.1109/ISCC.1997.616015

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/iscc/Chiper97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscc/Chiper97
Doru-Florin Chiper:
A new systolic array algorithm for memory-based VLSI array implementation of DCT. ISCC 1997: 297-301

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.