"A low-area interconnect architecture for chip multiprocessors."

Zhiyi Yu, Bevan M. Baas (2008)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2008.4542053

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/YuB08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/YuB08
Zhiyi Yu, Bevan M. Baas:
A low-area interconnect architecture for chip multiprocessors. ISCAS 2008: 2857-2860

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.