"VLSI architecture of digital matched filter and prime interleaver for W-CDMA."

Yoshihiro Uchida et al. (2002)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2002.1010212

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/UchidaIOSA02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/UchidaIOSA02
Yoshihiro Uchida, Masanao Ise, Takao Onoye, Isao Shirakawa, Itthichai Arungsrisangchai:
VLSI architecture of digital matched filter and prime interleaver for W-CDMA. ISCAS (3) 2002: 269-272

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.