"A 3.3 V high speed CMOS PLL with 3-250 MHz input locking range."

Hyuk-Jun Sung, Kwang Sub Yoon (1999)

Details and statistics

DOI: 10.1109/ISCAS.1999.780811

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.