"3-Stage Pipelined Hierarchical SRAMs with Burst Mode Read in 65nm LSTP CMOS."

Mukesh Kumar Srivastav et al. (2022)

Details and statistics

DOI: 10.1109/ISCAS48785.2022.9937582

access: closed

type: Conference or Workshop Paper

metadata version: 2022-11-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics