"Harnessing Maximum Negative Capacitance Signature Voltage Window in ..."

Khoirom Johnson Singh, Anand Bulusu, Sudeb Dasgupta (2021)

> Home

Details and statistics

DOI: 10.1109/ISCAS51556.2021.9401100

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/SinghBD21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/SinghBD21
Khoirom Johnson Singh, Anand Bulusu, Sudeb Dasgupta:
Harnessing Maximum Negative Capacitance Signature Voltage Window in P(VDF-TrFE) Gate Stack. ISCAS 2021: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.