"AND8T SRAM Macro with Improved Linearity for Multi-Bit In-Memory Computing."

Vishal Sharma et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ISCAS51556.2021.9401665

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/SharmaKJCK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/SharmaKJCK21
Vishal Sharma, Ju Eon Kim, Yong-Jun Jo, Yuzong Chen, Tony Tae-Hyoung Kim:
AND8T SRAM Macro with Improved Linearity for Multi-Bit In-Memory Computing. ISCAS 2021: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.