"On quantifying the figures of merit of power-gating for leakage power ..."

Ashoka Visweswara Sathanur et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2008.4542029

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/SathanurCPBMMP08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/SathanurCPBMMP08
Ashoka Visweswara Sathanur, Andrea Calimera, Antonio Pullini, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino:
On quantifying the figures of merit of power-gating for leakage power minimization in nanometer CMOS circuits. ISCAS 2008: 2761-2764

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.