"An efficient VLSI/FPGA architecture for combining an analysis filterbank ..."

Ravindra K. Sande, Anantharaman Balasubramanian (2004)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2004.1328797

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/SandeB04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/SandeB04
Ravindra K. Sande, Anantharaman Balasubramanian:
An efficient VLSI/FPGA architecture for combining an analysis filterbank following a synthesis filterbank. ISCAS (3) 2004: 517-520

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.