"A 1-V 400MS/s 14bit self-calibrated CMOS DAC with enhanced dynamic linearity."

Saeed Saeedi et al. (2004)

Details and statistics

DOI: 10.1109/ISCAS.2004.1328203

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-04

a service of  Schloss Dagstuhl - Leibniz Center for Informatics