"A study of floating-point architectures for pipelined RISC processors."

J. A. P. Reyes, Louis P. Alarcón, L. Alarilla Jr. (2006)

Details and statistics

DOI: 10.1109/ISCAS.2006.1693184

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics