"New Charge-Steering Latches in 28nm CMOS for Use in High-Speed Wireline ..."

Jacob Pike et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2018.8351013

access: closed

type: Conference or Workshop Paper

metadata version: 2018-10-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/PikePBAP18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/PikePBAP18
Jacob Pike, Mahdi Parvizi, Naim Ben-Hamida, Sadok Aouini, Calvin Plett:
New Charge-Steering Latches in 28nm CMOS for Use in High-Speed Wireline Transceivers. ISCAS 2018: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.