"Modeling of accumulation MOS capacitors for analog design in digital VLSI ..."

Shanthi Pavan, Yannis P. Tsividis, Krishnaswamy Nagaraj (1999)

> Home

Details and statistics

DOI: 10.1109/ISCAS.1999.780130

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/PavanTN99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/PavanTN99
Shanthi Pavan, Yannis P. Tsividis, Krishnaswamy Nagaraj:
Modeling of accumulation MOS capacitors for analog design in digital VLSI processes. ISCAS (6) 1999: 202-205

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.