"Area-Efficient FPGA Architectures for Multidimensional DCT using ..."

Pathmapirian Nanthakumar et al. (2025)

> Home

Details and statistics

DOI: 10.1109/ISCAS56072.2025.11043316

access: closed

type: Conference or Workshop Paper

metadata version: 2025-08-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/NanthakumarWEMC25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/NanthakumarWEMC25
Pathmapirian Nanthakumar, Chamith Wijenayake, Chamira U. S. Edussooriya, Arjuna Madanayake, Renato J. Cintra:
Area-Efficient FPGA Architectures for Multidimensional DCT using Approximate Transforms and Computing. ISCAS 2025: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.