"A Verification Algorithm for Logic Circuits with Internal Variables."

Toshihiro Nakaoa et al. (1995)

> Home

Details and statistics

DOI: 10.1109/ISCAS.1995.523794

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/NakaoaWKY95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/NakaoaWKY95
Toshihiro Nakaoa, Shin'ichi Wakabayashi, Tetsushi Koide, Noriyoshi Yoshida:
A Verification Algorithm for Logic Circuits with Internal Variables. ISCAS 1995: 1920-1923

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.