"A dual-loop delay locked loop with multi digital delay lines for GHz DRAMs."

Jinyeong Moon, Hye-young Lee (2011)

Details and statistics

DOI: 10.1109/ISCAS.2011.5937564

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-30

a service of  Schloss Dagstuhl - Leibniz Center for Informatics