"HLS-based dataflow hardware architecture for Support Vector Machine in FPGA."

Mohammad Amir Mansoori, Mario R. Casu (2022)

> Home

Details and statistics

DOI: 10.1109/ISCAS48785.2022.9937927

access: closed

type: Conference or Workshop Paper

metadata version: 2022-11-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/MansooriC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/MansooriC22
Mohammad Amir Mansoori, Mario R. Casu:
HLS-based dataflow hardware architecture for Support Vector Machine in FPGA. ISCAS 2022: 41-45

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.