"An FPGA processor for real-time, fixed-point refinement of CDVS keypoints."

Giorgio Lopez et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2015.7169276

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/LopezNMS15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LopezNMS15
Giorgio Lopez, Ettore Napoli, Domenico Meglio, Antonio G. M. Strollo:
An FPGA processor for real-time, fixed-point refinement of CDVS keypoints. ISCAS 2015: 2832-2835

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.