"180.5Mbps-8Gbps DLL-based clock and data recovery circuit with low jitter ..."

Yuequan Liu et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2015.7168903

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/LiuWJZ15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LiuWJZ15
Yuequan Liu, Yuan Wang, Song Jia, Xing Zhang:
180.5Mbps-8Gbps DLL-based clock and data recovery circuit with low jitter performance. ISCAS 2015: 1394-1397

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.