"Analysis and Modeling of ASIC Area at Early-Stage Design for Standard Cell ..."

Yang Wei Lim et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2019.8702691

access: closed

type: Conference or Workshop Paper

metadata version: 2022-06-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/LimHKSR19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LimHKSR19
Yang Wei Lim, Shaiful Jahari Hashim, Noor Ain Kamsani, Roslina Mohd Sidek, Fakhrul Zaman Rokhani:
Analysis and Modeling of ASIC Area at Early-Stage Design for Standard Cell Library Selection. ISCAS 2019: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.