


default search action
"Digital Twin Assisted Performance Aware Power Management for FPGA MPSoC ..."
Kartik Laad et al. (2025)
- Kartik Laad, Ratnala Vinay, Parveen Nisha, Vidhumouli Hunsigida, Appa Rao Nali, Amit Acharyya:

Digital Twin Assisted Performance Aware Power Management for FPGA MPSoC using High Speed Reinforcement Learning. ISCAS 2025: 1-5

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID













