"Efficient VLSI architectures of lifting-based discrete wavelet transform ..."

Chao-Tsung Huang, Po-Chih Tseng, Liang-Gee Chen (2002)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2002.1010766

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/HuangTC02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/HuangTC02
Chao-Tsung Huang, Po-Chih Tseng, Liang-Gee Chen:
Efficient VLSI architectures of lifting-based discrete wavelet transform by systematic design method. ISCAS (5) 2002: 565-568

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.