"A temperature compensated array of CMOS floating-gate analog memory."

Chenling Huang, Shantanu Chakrabartty (2010)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2010.5536998

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/HuangC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/HuangC10
Chenling Huang, Shantanu Chakrabartty:
A temperature compensated array of CMOS floating-gate analog memory. ISCAS 2010: 109-112

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.