default search action
"A 145µW 8×8 parallel multiplier based on optimized bypassing ..."
Sunjoo Hong, Taehwan Roh, Hoi-Jun Yoo (2011)
- Sunjoo Hong, Taehwan Roh, Hoi-Jun Yoo:
A 145µW 8×8 parallel multiplier based on optimized bypassing architecture. ISCAS 2011: 1175-1178
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.