"Encoder architecture with throughput over 10 Gbit/sec for quasi-cyclic ..."

Zhiyong He, Sébastien Roy, Paul Fortier (2006)

Details and statistics

DOI: 10.1109/ISCAS.2006.1693323

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics