"An interconnect optimized floorplanning of a scalar product macrocell."

Jiangmin Gu, Chip-Hong Chang, Kiat Seng Yeo (2002)

Details and statistics

DOI: 10.1109/ISCAS.2002.1009878

access: closed

type: Conference or Workshop Paper

metadata version: 2021-07-25

a service of  Schloss Dagstuhl - Leibniz Center for Informatics