"High speed V.32 trellis encoder/decoder implementation using FPGA."

Anh Dinh, Ralph Mason, Joe Toth (1999)

Details and statistics

DOI: 10.1109/ISCAS.1999.780000

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-22

a service of  Schloss Dagstuhl - Leibniz Center for Informatics