"A 40nm 24.6TOPS/W Scalable EfficientDet Processor for Object Detection."

Yu-Chuan Chuang et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ISCAS58744.2024.10558521

access: closed

type: Conference or Workshop Paper

metadata version: 2024-07-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ChuangLHTCCW24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ChuangLHTCCW24
Yu-Chuan Chuang, Ming-Guang Lin, Chi-Tse Huang, Chieh-Fang Teng, Cheng-Yang Chang, Yi-Ta Chen, An-Yeu Andy Wu:
A 40nm 24.6TOPS/W Scalable EfficientDet Processor for Object Detection. ISCAS 2024: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.