"A 0.5-V 1.28-MS/s 10-bit SAR ADC with switching detect logic."

Yu-Wei Cheng, Kea-Tiong Tang (2015)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2015.7168628

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ChengT15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ChengT15
Yu-Wei Cheng, Kea-Tiong Tang:
A 0.5-V 1.28-MS/s 10-bit SAR ADC with switching detect logic. ISCAS 2015: 293-296

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.