"A novel low-cost high-performance VLSI architecture for MPEG-4 AVC/H.264 ..."

Hsiu-Cheng Chang, Chien-Chang Lin, Jiun-In Guo (2005)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2005.1466034

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ChangLG05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ChangLG05
Hsiu-Cheng Chang, Chien-Chang Lin, Jiun-In Guo:
A novel low-cost high-performance VLSI architecture for MPEG-4 AVC/H.264 CAVLC decoding. ISCAS (6) 2005: 6110-6113

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.