"A 53-61GHz Low-Power PLL With Harmonic Positive Feedback VCO in 65nm CMOS."

Razieh Abedi et al. (2018)

Details and statistics

DOI: 10.1109/ISCAS.2018.8350915

access: closed

type: Conference or Workshop Paper

metadata version: 2018-10-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics