"A Regular VLSI Array for an Irregular Algorithm."

Florent de Dinechin et al. (1996)

> Home

Details and statistics

DOI: 10.1007/BFB0030109

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/irregular/DinechinWRA96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/irregular/DinechinWRA96
Florent de Dinechin, Doran Wilde, Sanjay V. Rajopadhye, Rumen Andonov:
A Regular VLSI Array for an Irregular Algorithm. IRREGULAR 1996: 195-200

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.