"A simplified and efficient implementation of FPGA-based turbo decoder."

S. Sharma, Sanjay Attri, F. C. Chauhan (2003)

> Home

Details and statistics

DOI: 10.1109/PCCC.2003.1203701

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ipccc/SharmaAC03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ipccc/SharmaAC03
S. Sharma, Sanjay Attri, F. C. Chauhan:
A simplified and efficient implementation of FPGA-based turbo decoder. IPCCC 2003: 207-213

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.