"Monolithic 3D Macro Integrating CMOS with Ambipolar SONOS Tunnel FET for ..."

P. H. Tseng et al. (2025)

> Home

Details and statistics

DOI: 10.1109/IMW61990.2025.11026948

access: closed

type: Conference or Workshop Paper

metadata version: 2025-06-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/imw2/TsengLYCHLLLSWW25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/imw2/TsengLYCHLLLSWW25
P. H. Tseng, F. M. Lee, C. C. Yang, H. W. Chiang, C. T. Huang, Y. H. Lin, Yu-Yu Lin, N. C. Lin, P. J. Sung, C. T. Wu, W. F. Wu, C. H. Shen, T. H. Hou, A. Y. Wu, H. Y. Cheng, T. H. Yeh, M. H. Lee, K. Y. Hsieh:
Monolithic 3D Macro Integrating CMOS with Ambipolar SONOS Tunnel FET for High Performance Edge-AI Computing Applications. IMW 2025: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.