"An efficient method for placement of VLSI designs with Kohonen map."

Morteza Saheb Zamani, Farhad Mehdipour (1999)

> Home

Details and statistics

DOI: 10.1109/IJCNN.1999.836194

access: closed

type: Conference or Workshop Paper

metadata version: 2018-01-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ijcnn/ZamaniM99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ijcnn/ZamaniM99
Morteza Saheb Zamani, Farhad Mehdipour:
An efficient method for placement of VLSI designs with Kohonen map. IJCNN 1999: 3328-3331

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.