Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"System Level Design from HW/SW to Memory for Embedded Systems - 5th IFIP ..."

Marcelo Götz et al. (2017)

> Home

Details and statistics

DOI: 10.1007/978-3-319-90023-0

access: closed

type: Editorship

metadata version: 2022-06-23

- view
  authority control:
- export record
  dblp key:
  - conf/iess/2015
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iess/2015
Marcelo Götz, Gunar Schirner, Marco Aurélio Wehrmeister, Mohammad Abdullah Al Faruque, Achim Rettberg:
System Level Design from HW/SW to Memory for Embedded Systems - 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, Foz do Iguaçu, Brazil, November 3-6, 2015, Proceedings. IFIP Advances in Information and Communication Technology 523, Springer 2017, ISBN 978-3-319-90022-3 [contents]

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.