"A 9 ps DNL/INL/RMS FPGA-Based Sigma Accumulation TDC with Unlimited ..."

Masayoshi Todorokihara (2021)

> Home

Details and statistics

DOI: 10.1109/SENSORS47087.2021.9639674

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ieeesensors/Todorokihara21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ieeesensors/Todorokihara21
Masayoshi Todorokihara:
A 9 ps DNL/INL/RMS FPGA-Based Sigma Accumulation TDC with Unlimited Dynamic Range for Time-Based Analog Front End Applications. IEEE SENSORS 2021: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.