Stop the war!
Остановите войну!
for scientists:
default search action
"Debugging VHDL Designs Using Temporal Process Instances."
Daniel Köb, Bernhard Peischl, Franz Wotawa (2003)
- Daniel Köb, Bernhard Peischl, Franz Wotawa:
Debugging VHDL Designs Using Temporal Process Instances. IEA/AIE 2003: 402-415
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.