"A Fast and Efficient FPGA-based Level Set Hardware Accelerator for Image ..."

Ye Liu et al. (2020)

> Home

Details and statistics

DOI: 10.1109/ICTA50426.2020.9331957

access: closed

type: Conference or Workshop Paper

metadata version: 2024-07-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icta3/LiuW0020
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icta3/LiuW0020
Ye Liu, Yin Wang, Liang Chang, Jun Zhou:
A Fast and Efficient FPGA-based Level Set Hardware Accelerator for Image Segmentation. ICTA 2020: 61-62

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.