Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"An efficient VLSI architecture for template matching based on moment ..."

N. Ranganathan, Satish Venugopal (1994)

> Home

Details and statistics

DOI: 10.1109/ICPR.1994.577211

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/icpr/RanganathanV94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icpr/RanganathanV94
N. Ranganathan, Satish Venugopal:
An efficient VLSI architecture for template matching based on moment preserving pattern matching. ICPR (3) 1994: 388-390

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.