


default search action
"VSTA: A Prolog-Based Formal Verifier for Systolic Array Designs."
Nam Ling, Timothy K. Shih (1993)
- Nam Ling, Timothy K. Shih:
VSTA: A Prolog-Based Formal Verifier for Systolic Array Designs. ICPP (2) 1993: 73-81

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.