default search action
"A High-speed and Low-power FPGA Implementation of Spiking Convolutional ..."
Jiadong Wu et al. (2023)
- Jiadong Wu, Yinan Wang, Lun Lu, Changlin Chen, Zhiwei Li:
A High-speed and Low-power FPGA Implementation of Spiking Convolutional Neural Network Using Logarithmic Quantization. ICNC-FSKD 2023: 1-8
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.