"System-level optimization and benchmarking of graphene PN junction logic ..."

Chenyun Pan, Azad Naeemi (2012)

> Home

Details and statistics

DOI: 10.1109/ICICDT.2012.6232850

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icicdt/PanN12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icicdt/PanN12
Chenyun Pan, Azad Naeemi:
System-level optimization and benchmarking of graphene PN junction logic system based on empirical CPI model. ICICDT 2012: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.