"Incremental Architectural Modeling and Verification of Real-Time ..."

Yi Deng, Jiacun Wang, Rakesh Sinha (1998)

> Home

Details and statistics

DOI: 10.1109/ICFEM.1998.730567

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/icfem/DengWS98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icfem/DengWS98
Yi Deng, Jiacun Wang, Rakesh Sinha:
Incremental Architectural Modeling and Verification of Real-Time Concurrent Systems. ICFEM 1998: 26-35

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.