Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"FPGA Implementation of Modulo (231-1) Adder."

R. D. Kharadkar, N. B. Hulle (2015)

> Home

Details and statistics

DOI: 10.1109/ICETET.2015.23

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icetet/KharadkarH15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icetet/KharadkarH15
R. D. Kharadkar, N. B. Hulle:
FPGA Implementation of Modulo (231-1) Adder. ICETET 2015: 85-90

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.